Abstract-An extended-duty-ratio (EDR) boost converter is
I. INTRODUCTION

H
IGH gain dc-dc boost converters find wide industrial applications including electric drives, uninterrupted power supply, high-intensity discharge lamps, fuel cell energy conversion systems, and grid-connected converters in renewable energy sources. Though ideally the conventional boost or buck-boost converter can achieve high gain, in practical implementation their voltage gain is limited, typically to 5-8, by the inductor series resistance and losses incurred by the semiconductor components that need to operate under extreme-duty-ratio, high voltage stress, and overall poor converter performance as duty ratio approaches unity. Hence, alternate topologies for high step-up conversion and improved system operation are an active area of research exploring both isolated [1] - [9] and nonisolated [10] - [35] converters.
A high-frequency transformer-isolated dc-dc converter is a popular choice in applications that necessitate galvanic isolation between the input and output ports [1] , [2] . It can also be employed in high step-up applications not demanding isolation, as it has the advantage of achieving high gain with a flexible selection of the transformer turns ratio at the design stage. But it has the drawback of higher switch voltage stress, current spike, and lower efficiency due to the transformer leakage inductance and parasitic capacitance formed between its primary and secondary winding. Active clamp or snubber circuit can be implemented to avoid voltage spike, but these lead to complex circuitry and loss in the auxiliary circuit [3] , [4] . Integrated magnetic based isolated converters can also be implemented to increase the power density and efficiency with added performance features like soft switching of the converter switches [5] , [6] . Resonant converter based isolated converters are further proposed where the transformer leakage inductance is used as the resonant inductance [7] - [9] .
On the other hand, nonisolated high-gain converter has the benefits of higher efficiency, smaller foot-print, reduced volume, and lower cost with the elimination of the lossy and bulky transformer. A wide variety of nonisolated topologies based on switched capacitor [10] - [13] , voltage multiplier cell (VMC) [14] - [17] , three-state switching cell (3SSC) [18] - [20] , coupled and/or interleaved inductor [21] - [26] , or a combination of these [27] - [33] are available in the literature. A number of soft switching approaches to improve the efficiency with the above mentioned voltage boost techniques or even with the conventional converters extreme-duty-ratio operation have also been reported [34] , [35] .
Switched capacitor based high step-up converters [10] - [13] have been presented to attain improved efficiency, higher power density, and better performance as it has no magnetic components making it a low noise with minimal radiated electromagnetic interference solution [12] . Due to its modular structure, the voltage scaling is flexible with this technique. But it has the disadvantages of pulsating input current and poor voltage regulation as the voltage gain is predetermined by the circuit structure and the input must be an integer fraction of the output voltage. The VMC-based converters [14] - [17] more commonly referred to as hybrid switched capacitor can be used to circumvent this problem. Primarily, the voltage multiplier cell is composed of capacitor-diode-resonance inductor, which can be integrated to classical dc-dc converters. The resonance 0885-8993 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications standards/publications/rights/index.html for more information. inductor allows the zero-current switching turn-on of the main switch, but is not mandatory for basic operation of the multiplier cell [16] . For high-gain applications, 3SSC converters based on acitve switches, diodes, and coupled inductor are alternatively proposed to reduce inductor size, lower input and output current ripple, and decrease the voltage stress of the main switch [18] , [19] . In fact the voltage stress across the switch is naturally clamped by the output filter capacitor. Tofoli et al. [20] attained high gain by integrating VMC and 3SSC approaches.
Besides, the coupled inductor based converters can provide high voltage step-up by manipulating the turns ratio but maintaining lower voltage switch stress and conduction loss [21] , [22] . However, these have high ripple at the input and the ripple increases with the increase of turns ratio to meet the higher voltage gain requirement. Also their efficiency is degraded due to the losses associated with the leakage inductors and active clamping is proposed to recycle the leakage energy at the cost of circuit complexity [23] , [24] . For high input current application, interleaving has been proven to provide lower input ripple, reduced passive component size, and lower loss, but the voltage gain is still the same as the classical boost converter [25] , [26] .
Converters combining the features of previously discussed approaches are demonstrated to provide high gain with improved system performance but have inherently complex implementations. Hsieh et al. [27] and Rosas-Caro et al. [28] combined the features of the coupled inductor and the switched capacitor technique, while Yang et al. [29] , and Hu and Gong [30] integrated the coupled inductor and VMC attributes. The coupled inductor and 3SSC techniques are merged in [31] , [32] , whereas in a recent publication in [33] , features of coupled inductor, VMC, and 3SSC are all integrated in one converter. Additionally, the hybrid boost-flyback topology is introduced to achieve high static gain with low voltage stress across the switches, but it requires large input filters as the input current is pulsed [36] , [37] . For improved efficiency Park et al. [34] and Muhammad et al. [35] proposed soft switching technique with the interleaved converter.
In this paper, the extended-duty-ratio (EDR) boost converter (M -phase version is shown in Fig. 1 ), has been explored for the first time for the high step-up implementation. It inherits the merits of switched capacitors and interleaved inductor technique and offers lower converter losses as most of the switches encounter lower voltage stress, and thus switches with lower voltage rating and thus lower R DS(ON) can be used. Also, the input current is shared among all the interleaved converters (inherent sharing only in a limited duty ratio), so the inductor conduction loss is reduced by a factor of the number of phases [38] . Besides, the current through the switches is a fraction of the input current resulting in minimized conduction and switching losses. Here, the input current ripple is reduced as the input inductors are interleaved, with the effective ripple frequency being increased by M times (where M is the number of phases). Rosas-Caro et al. [28] achieved input current ripple cancelation but only at a preselected duty ratio. Gu et al. [39] , [40] proposed ripple cancelation network or integrated magnetic technique for input ripple cancelation in boost converter by introducing additional passive components, but being single stage they have the same limitation of conventional boost to achieve high voltage gain.
Buck implementation of EDR converter is proposed in a number of previous works intended for voltage step-down applications as voltage regulators or point of load implementation [41] - [43] , whereas its variations are reported in [44] - [48] . These papers primarily studied the converter in only one operating zone, where the phase currents (output inductor currents for buck operation) are being shared equally inherently, and did not recommend operating the converter in any other duty ratios. In a recent work, EDR converter has been employed in a bidirectional application [49] .
Herein, the operation of the EDR boost converter in different operating zones is studied in detail along with the current sharing between its interleaved input phases. Considering an M -phase converter with equal and interleaved duty ratio, the input current is inherently shared only in a specific operating region of the converter, which is 1/M th part of the total duty ratio range. But with a wide input and output voltage operating range requirement as the renewable energy applications, the converter is certain to be operating in regions other than the inherent current sharing zone. So, outside this region some of the phases might be overloaded, if a proper current sharing scheme is not employed. This would lead to higher switching and conduction losses in overloaded phases leading to hot spot; the inductors might also saturate altogether disrupting the converter operation. So, it is very important to address the current sharing issue.
Current sensors can be employed to realize the current sharing by advanced control technique [50] , [51] . In multiphase buck applicaion, Oraw and Ayyanar [50] proposed perturbation of the duty ratio of each phase to achieve current balancing, whereas Antoszczuk et al. [51] proposed a current control based on a synchronization signal and current error comparison bands to provide required phase shift among phases. But these would incur higher component count as each phase would require separate sensor and associated conditioning circuitry, increased control complexity, poor system reliability, and higher cost. Foley et al. [52] have proposed a sensor-less current sharing by estimating the phase current with the measurement of input and output voltages. The technique uses a duty ratio perturbation based algorithm to estimate the system parameters and hence the current, which is computationally expensive.
Because of the coupling of all the phases in the EDR converter, the current sharing technique applied here does not even require the estimation of the phase current. It is purely based on the instantaneous duty ratio of the converter. It has been observed that in the rest of the (M − 1) zones where the phase currents are not inherently shared, either the magnitude or the phase shift of the duty ratio of each interleaved phase can be modified to ensure input current being shared equally or more evenly between the phases. In this paper, this property has been exploited to ensure sensor-less current sharing in EDR boost converter.
The rest of the paper is arranged as follows. Section II discusses the basic configuration for an M -phase EBR boost converter. The following Section III studies in detail the operation of converter in each operating zone with different operating modes for a 3-phase EDR boost. The converter gain along with the capacitor and inductor current is also presented to comprehend the converter's basic operation in each of the zones. In Section IV, the current sharing scheme is explored to share the current equally or more evenly between the phases, which is validated with experimental results in the subsequent Section V. Finally, the paper is concluded in Section VI with a reference to the future work. Fig. 1 shows the M -phase EDR boost topology. It is a combination of interleaved inductor with switched capacitor configuration. The circuit consists of M switched capacitors C M whose voltage levels v cM are a fraction of the output voltage v out , and M interleaved boost inductors that share the input current in equal or unequal proportion depending on the operating duty ratio of the converter. The load is connected across the final capacitor, i.e., v cM = v out . Each boost phase is interleaved, which means that they are phase shifted by (360/M )
II. EXTENDED DUTY RATIO BOOST
• . For a comprehensive analysis and design of a general Mphase converter, the operation needs to be studied under M different zones with the duty ratio for the mth zone given by
A. Continuous Conduction Mode (CCM) Operation
The following analysis considers the converter operating in CCM, where the inductor current of all the boost phases would always be continuous. The converter gain in different zones cannot be expressed with any general expression, as the operating modes in each zone is not the same. As an example for Zone I (this is the zone with maximum voltage gain), the operating modes only encompass intervals with either all M phases being simultaneously ON or intervals where (M − 1) phases are ON in a certain pattern depending on interleaving sequence. Here, the lower switch turned ON is referred to as the phase being ON. The voltage gain of the converter in this zone is given by
On the contrary, for zone M , (this is the zone with minimum voltage gain) the operating modes only encompass intervals with either a single phase being ON or intervals where neither of the phases are ON. And the gain in this zone is given by
It is also interesting to notice that the current is inherently shared among all the interleaved boost inductors only in Zone I operation. This can be verified with the basic capacitor charge balance principle for all the switched capacitors. Thus it is the preferred operating zone as the maximum voltage gain is also obtained in this region. However, with a wide range of operating input and output voltages, the converter is required to be operated for an expanded range of duty ratio forcing the converter to also operate in some other M − 1 operating zones where the current is no longer shared equally inherently.
B. Discontinuous Conduction Mode (DCM) Operation
The EDR boost converter might also potentially operate in DCM, when the load current is quite low. For an M phase converter, all the boost inductors would still share the current equally inherently in each of Zone I to Zone (M − 1), while only Zone M would not experience inherent equal current sharing. In fact, in Zone M , the inductor current for phases 2 to M will have negative excursion (phase 1 is defined as the one which is closest to the input as can be seen from Fig. 1 ), which would lead to circulating current resulting in higher RMS current of all the inductors, diodes, and MOSFETs, and consequently lower efficiency. Whereas, in the buck version of EDR converter, the DCM operation would lead to negative current excursion and uneven current sharing in all the possible operating zones. Shenoy and Amaro [53] have proposed an improved uneven interleaving technique to address the negative phase current problem in 2-phase converter. In this paper, the analysis of improved modulation technique for equal phase current sharing is primarily focused on the CCM operation of EDR boost.
III. OPERATING PRINCIPLES
As has been discussed in Section II, to get an insight of the converter operation in various zones, each operating zone with unique combination of operating modes needs to be analyzed individually. A basic 3-phase topology, as shown in Fig. 2 , is considered to comprehend the converter operation, where M = 3. Fig. 3 shows the different operating modes of the converter resulting from different combination of the switching pattern. mode signifies that all the switches are OFF. The rest of the modes can be similarly recognized from Fig. 3 (b) to (g). Fig. 4 shows the typical gate signal, corresponding inductor current, and switch voltage stress in each of the operating zones for 3-phase converter. Table I gives the detail of the operation in Zone I, where duty ratio of each phase is equal and is beteween 2/3 ≤ D ≤ 1. The switch states, time interval, and corresponding inductor current and capacitor voltage slopes have been tabulated along with the figure reference for the operating modes. It also gives the charging/discharging conditions of the passive component in these intervals denoted by ↑ and ↓, respectively. Fig. 4(a) shows the typical gate signal, corresponding inductor current, and switch voltage stress of the diodes (denoted by V D ) and the MOSFETs (denoted by V DS ) in this zone of operation, where
A. Zone I
The voltage v cM for each capacitor can be established in terms of the input voltage V in by applying the inductor voltsecond balance and is given by the following equation, where v c3 is also the output voltage v out :
In this zone, the input current is inherently shared among all the three boost phases. This can be analyzed from Table I by applying capacitor charge balance principle. As each of the intermediate capacitors are carrying current only in two operating intervals, it is straightforward to understand the inherent current share. For example, the charge balance of 
↑ denotes charging, ↓ denotes discharging of inductor and capacitor
The current in each boost inductor is given by
Finally, the gain of the converter for this zone follows in (6) . As v c1 and v c2 are integer fractions of v c3 , it is to be noted from Table I that the voltage applied across each input inductor is equivalent, i.e., they have the same voltage magnitude and duration, and thus equivalent current slope, but phase shifted by 360/3 = 120
• for interleaving
B. Zone II Table II gives the details of the operation in Zone II where duty ratio of each phase is equal and is beteween 1/3 ≤ D < 
2/3. Similar to Table I , the details of the switch states, time interval, and corresponding inductor current and capacitor voltage are tabulated along with the figure reference for the operating modes. By applying inductor volt-second balance, the voltage v cM for each capacitor is obtained and is given by following sets of equation:
It can be observed that unlike Zone I, the intermediate capacitor voltage is not an integer fraction of the output voltage. Fig. 4(b) shows the typical gate signal, corresponding inductor current, and switch voltage stress of the diodes (denoted by V D ) and the MOSFETs (denoted by V DS ) in this zone of operation, where
The inductor current is derived by applying the capacitor charge balance principle and is given by the following equations:
It can be clearly noticed that current is not the same in each of the phases, it is the highest in phase 1, and the lowest in phase 2. The following equation gives the converter gain in this operating zone:
C. Zone III This is the zone for minimum converter gain with the least duty ratios. Table III gives the detail of the operation in Zone III where duty ratio of each phase is considered equal and is beteween 0 ≤ D < 1/3. Similar to the previous two Tables I and II, the attributes of the switch states, time interval, and corresponding inductor current and capacitor voltage are tabulated along with the figure reference for the operating modes. The capacitor voltage v cM is obtained by applying inductor volt-second balance, and is given by
Similar to Zone II, the intermediate capacitor voltage is not an integer fraction of the output voltage. Thus from Table III and from v cM expressions it can be seen that the inductor voltage of each phase is not equivalent to each other. The inductor current is derived by applying the capacitor charge balance principle and is given by
Even in this zone, the current is not the same in each phase; phase 1 has the highest current and phase 2 the least. Fig. 4(c) shows the typical gate signal, corresponding inductor current, and switch voltage stress of the diodes (denoted by V D ) and the MOSFETs (denoted by V DS ) for this zone, where x III = DT s and y III = (1/3 − D)T s . The following equation gives the converter gain in this operating zone:
It is to be noted that with respect to Zone I operation, the switch voltage stress is worse in Zone II and III (see Fig. 4 ), but 
↑ denotes charging, ↓ denotes discharging of inductor and capacitor x I I I = D T s and y I I I = (1/3 − D )T s the stress is still not the full output voltage in all the switches as opposed to any interleaved boost structure. The devices need to be selected based on the stresses in the later zones, depending on the converter operating range for the specific application.
IV. CURRENT SHARING
Equal duty ratio does not ensure equal current sharing except in Zone I, as discussed in Section III. Therefore, this paper proposes suitable adjustment of duty ratios for each phase to ensure equal current sharing or at least to minimize the current RMS error in the worst scenario. Since in Zone I current is inherently shared with duty ratio of all the phases being in the range of 2/3 ≤ D ≤ 1, the discussion here would consider the remaining two operating zones. Depending on the operating zone, the correction of duty ratio of each phase would be different with the objective of either sharing the current equally among the phases or minimizing the standard deviation of the current error.
A. Zone II
As described in Section III, in Zone II the current in phase 1 is the highest and that in phase 2 is the least,
Also, from Table II and Fig. 4(b) , it can be seen that i L 1 is charged from t 0 to t 3 for an interval of DT s and discharged from t 3 to t 6 for an interval of (1 − D)T s . So to decrease the average of i L 1 , it could be as simple as decreasing the duty ratio of phase 1 by a certain value, lets assume it a. Similar analysis would indicate increasing the duty ratio of phase 2 by b to increase the average of i L 2 , and keeping the duty ratio of phase 3 unchanged. The carrier signals (V ca1 , V ca2 , V ca3 ) and modified duty ratios are shown in Fig. 5 for two different pulse width modulation (PWM) generation schemes, asymmetric (saw-tooth carrier) and symmetric (triangle carrier) PWM. Finally, this modification of duty ratio of each phase would lead to the change in the converter gain, which is now an involved function of a, b, and D.
This section discusses the estimation of a and b for meeting the specified gain of the converter for Zone II operation for both asymmetric and symmetric PWM schemes. The operation with unequal duty ratios affects the two PWM schemes differently and imposes different restrictions on the limit of duty ratio modification. Thus the converter is analyzed separately in each of the two PWM schemes of operation. where
To impose equal current sharing among all the phases, the following equation needs to be satisfied (where k is the corresponding converter gain)
With further simplification of (17)- (19) by using (23), the condition for equal current among all the phases can be derived as
The relationship between duty ratio and gain in this operating region, which is interestingly independent of a 1 and b 1 is given by
It is worth noting that this condition is only true for a 1 T s ≤ x II , i.e., a 1 ≤ (D − 1/3), implying D ≥ 0.5 beyond which the operating modes would no longer be the same as given in Table II for Zone II, and condition (24) would not anymore ensure equal current sharing. Finally, by clubbing the condition in (25) it is seen that the minimum gain with asymmetric PWM in Zone II is 4.5, with the current being shared equally among the phases.
2) Case II (Symmetric PWM): With the similar reasoning as the asymmetric PWM, the duty control signal of phase 1 in symmetric PWM is decreased by a 2 , and that of phase 2 is increased by b 2 , as shown in Fig. 5 
Finally, the relationship between duty ratio and gain in this operating region is given below, which is again independent of a 2 and b 2 (2) . (27) It is to be noted that this condition is only true for a 2 T s ≤ x II , i.e., a 2 ≤ (D − 1/3), and b 2 T s ≤ y II , i.e., b 2 ≤ (2/3 − D). Beyond these values, the operating modes would no longer be the same as given in Table II for Zone II, and (26) would not anymore ensure equal current sharing. The limit on a 2 is stringent than on b 2 , in fact, the condition on b 2 is always true for (26) . The limit on a 2 implies D ≥ 3/7. Thus the range of duty ratio for which (23) is satisfied is expanded from asymmetric PWM scheme of [2/3, 1/2] to symmetric PWM scheme of [2/3, 3/7] . Finally, by clubbing the condition in (27) the minimum gain of 3.94 is obtained for this case with current being shared equally among the phases.
For the rest of the region in this zone, i.e., for 1/3 ≤ D < 3/7, the converter duty ratio modification would be discussed in the next section as the analysis would be similar to that of Zone III.
B. Zone III
In this zone, the current in phase 1 is the highest and that in phase 2 is the least, i.e., i L 1 > i L 3 > i L 2 (as described in Section III). Also from Table III and Fig. 4(c) , it can be seen that i L 3 is charged from t 4 to t 5 for an interval of D 3 T s and discharged from t 0 to t 4 and t 5 to t 6 for an interval of increased with a simultaneous decrease of i L 1 and thus current balance is not possible in this case with interleaved phases.
The average of i L 1 would be the minimum if the duty of phase 1 is set to 0, i.e., D 1(III) = 0 and the duty of other phases are varied according to the converter gain requirement. Fig. 6 shows the duty ratio for this scenario, along with the modulating signals. V M are now interleaved by 360/2 = 180
• , thus the converter would retain the operating modes of Zone III as discussed in Section III for 0 ≤ D n (III) ≤ 1/2 rather than for only 0 ≤ D n (III) ≤ 1/3, where D n (III) is the modified duty ratio of phase n in this zone and the analysis would be less complex. The operation in this case for both the asymmetric and symmetric PWM would be similar.
The inductor current and capacitor voltage would be modified accordingly as a function of D 2(III) and D 3(III) . The corresponding expressions are given by the following equations obtained by capacitor charge and inductor volt-second balance principles, respectively
As i L 1 in (28) is independent of the duty ratio, equal current sharing is not a function of D 2(III) and D 3(III) anymore, and under only one condition with D 2(III) = 1/2 and D 3(III) = 1/3, (23) holds true where each phase current is equal to i o , i.e.,
. And the converter gain at this condition is 3 as obtained from the converter gain relationship given by Further from (28) to (30) it is clear that for a given converter gain, the current in phase 1 is constant while that of phase 2 and 3 are variable depending on the values of D 2(III) and D 3(III) . Thus a minimization problem to find the best combination of D 2(III) and D 3(III) can be formulated so as to decrease the per unit RMS error of the phase current i e (35) , with the equality constraint on converter gain (34) and inequality constraint on the duty ratios (36) ensuring no overlap of the phases with 180
where
This is a nonlinear minimization and need not be solved online to save on the controller computation time. Optimization solver in MATLAB is used to solve the minimization problem and compute a look-up table in advance with the values of D 2(III) and D 3(III) versus k III(1) to be used during converter operation.
Alternatively, this can also be solved by Lagrange multiplier method with the problem formulation as defined in (37) . Here, L is the Lagrangian with f (D 2(III) , D 3(III) ) as the function to be minimized subject to constraint g(
Equation (38) gives the duty ratio values in terms of the converter gain as obtained from solving the Lagrangian L . The solution is similar to that obtained from the previous minimization technique from MATLAB 
Zone II Typically not shared with equal 
Modified D-lower gain (case 1)-RMS error minimized
Until now the converter operation with modified duty ratio is discussed with gain in the range of [9, 3.94] and [3, 1] . For the rest of the operating region, the function would be mostly similar to case 1 in Zone III but with modified D 1(III) . In case 1, i L 1 is always higher than corresponding i L 2 and i L 3 , whereas, with k > 3, i L 1 becomes less than the rest two. Thus D 1(III) is modified to be nonzero and overlap D 2(III) in phase, which increases the average value of i L 1 and modifies i L 2 but has no effect on the converter gain or other capacitor voltages. The corresponding gate and modulating signals are shown in Fig. 7 .
The modified current expressions are given in (39) and (40), the rest of the variables remain the same as in case 1. Here, the constraint (36) is modified to D 2(III) + D 3(III) ≤ 1, and only with symmetrical PWM phase 2 and 3 overlapping is restricted, which are still 180
• interleaved
Again by applying (23) , the following equation is obtained, i.e., under this condition equal current sharing is ensured in this region
C. Implementation Table IV provides the summary of operating duty ratio, the status of current sharing, and converter gain at different operating regions for a quick reference. Fig. 8 shows the implementation flow diagram of current sharing with modified duty ratio for 3-phase EDR boost. The output voltage error (difference of a reference voltage and the sensed output voltage) is fed to a voltage controller to generate a common control signal v cs . The operating zone is determined based on its value, which then determines the individual control signal for each phase in the current sharing block. Finally, the corresponding PWM signals are generated by comparing the control signals with the phase-shifted carrier signals.
V. EXPERIMENTAL RESULTS
A. Hardware Prototype
A 250-W GaN-based hardware prototype for 3-phase EDR boost, as shown in Fig. 9 , has been built to validate the current sharing concept. Tables V and VI give the converter specifications and the passive and active component details for the hardware set-up, respectively. The inductors are designed based on a specified ripple current percentage on each of the phase in Zone I operation, this is the zone which sees inherent current sharing among the boost inductors and each inductor is subjected 
to same voltage waveform [as can be seen in Fig. 4(a) ]. So the inductor values are equal for each phase. Planar E38/8/25-3F3 has been used as the inductor core to obtain a low-profile design. UCC27511 from TI has been used as gate driver with the provision for independent turn-on and turn-off gate resistors, which is critical for operation with GaN devices at relatively high switching frequency. Digital isolator Si8610BB from Silicon Labs is used for isolating the PWM signals from the control and power sections. The auxiliary power supply for the control section is derived externally. EZDSP TMSF28335 has been used to generate the 200 kHz interleaved PWM signals. LeCroy 6200A oscilloscope is used to capture the relevant waveforms and power analyzer YOKOGAWA WT3000 is used to measure the efficiency.
B. Converter Operation Without Duty Ratio Adjustment
The input current, individual inductor current, input and output voltage, intermediate capacitor voltage, and the device drainsource voltage v DS have been shown in Figs. 10-12 , for each of the operating zones. For Zone I, the conversion is from 20 to 220 V at 200 W with duty ratio of 0.73 for each phase. The input current is shared equally and v DS is same for all phases, the input current has reduced ripple, the switch stress is one third of the output voltage, and the intermediate capacitor voltages are one third and two third of the output voltage, respectively. A peak efficiency of 96.06% is obtained in this operating condition.
For Zone II, the conversion is from 40 to 220 V at 200 W with duty ratio of 0.55 for each phase. v DS is not the same for all the phases, the switch stress for Q s1 is V c2 , whereas for Q s2 and Q s3 it is V out − V c1 and V out − V c2 , respectively. A peak efficiency of 96.01% is obtained in this operating condition.
For Zone III, the converter is operated from 50 to 125 V at 220 W with duty ratio of 0.27 for each phase. Even in this zone, v DS is not the same for all phases, in fact Q s1 encounter full output voltage, whereas Q s2 and Q s3 experience the same voltage stress as in Zone II. Due to the limitation of the component voltage ratings, the operation of Zone III is shown for a maximum of 50 V input to 125 V output. A peak efficiency of 94.28% is obtained in this operating condition.
As expected, the inductor current is not equally shared between the phases for Zones II and III and the input current has higher ripple. For better visualization, each inductor current are captured with the same current offset in the scope. As expressions for voltage and current in different operating zones have been derived for ideal case in Section III, the experimental values can be verified to be very close to that computed from these equations.
C. Converter Operation with Duty Ratio Adjustment
The input current, individual inductor current, input and output voltage, intermediate capacitor voltage, and the device drainsource voltage have been shown in Fig. 13 for Zone II operation with symmetric PWM. The converter is operated from 36 to 220 V at 200 W with duty ratio of 0.57 for phase 3, and for other phases it is calculated from expression given in Table IV . v DS is same as that of nonadjusted duty ratio Zone II operation as discussed in Section V-B. A peak efficiency of 96.27% is obtained in this operating condition.
Figs. 14 and 15, respectively, give the input current, individual inductor current, input and output voltage, intermediate capacitor voltage, and the device drain-source voltage waveforms for both modified D-higher gain and modified D-lower gain regions in Zone III operation. For former with symmetric 180
• interleaved PWM, the converter is operated from 37 to 125 V at 220 W with duty ratio of 0.18 for phase 1, 0.33 for phase 3, and for phase 2 it is calculated from expression given in Table IV , also D 1 and D 2 are in phase. For modified D-lower gain region with symmetric 180
• interleaved PWM, it is operated from 47 to 125 V at 220 W with duty ratio of 0 for phase 1, 0.46 for phase 2, and for phase 3 it is calculated from expression given in Table IV . A peak efficiency of 94.67% is obtained in this operating condition. The voltage stress on the switches in each of these two cases is the same as that of a nonadjusted duty ratio operation in Zone III, discussed in Section V-B.
With the proposed duty ratio scheme, it is shown that equal current sharing among the three phases has been achieved for Zone II and Zone III modified D-higher gain region [as shown in Figs. 13(a) and 14(a) , respectively], and for Zone III in modified D-lower gain region [see Fig. 15(a) ] the RMS current error has been significantly reduced. The voltage and current values can be verified to be very close to that obtained from the equations in Section IV, which were derived assuming ideal converter operation.
VI. CONCLUSION
In this paper, EDR boost has been studied for high stepup application. Comprehensive analysis of converter operating principles, key theoretical waveforms, and steady state circuit performance corresponding to all the possible zones of operation have been presented. Methods for sensor-less current sharing among the different phases of the 3-phase EDR boost have been introduced. It is shown that inherent current sharing in three boost phases is only possible in Zone I operation. For Zones II and III, equal current sharing can only be ensured with adapted duty ratio scheme until certain range of converter gain. Beyond this, though the current cannot be shared equally among phases, the per unit RMS current error can be minimized with modified duty ratio value and phase. The sharing scheme has been convincingly demonstrated in a 250-W GaN-based hardware prototype for different operating regions. The future work would include investigating the current sharing for the EDR buck, designing the controller for smooth transition of the converter among different operating zones, and studying a generalized version of the adapted duty ratio scheme for high-gain converter with higher number of EDR phases.
